Status in source: current.
Technical details
{
"smi_kind": "OBJECT-TYPE",
"definition": [
"f10CpuIngQueueUnicastStatEntry",
"OBJECT-TYPE",
"SYNTAX",
"F10CpuIngQueueUnicastStatEntry",
"MAX-ACCESS",
"not-accessible",
"STATUS",
"current",
"DESCRIPTION",
"\"An entry in the CPU Ingress Queue Unicast Statistics Table. The CPU Ingress Queue Unicast Statistics Table is indexed by the source linecard/portpipe, cpu port and Queue ID.\"",
"INDEX",
"{",
"f10CpuIngUnicastSrcCard",
",",
"f10CpuIngUnicastSrcPortPipe",
",",
"f10CpuIngUnicastDestCpu",
",",
"f10CpuIngUnicastQueueId",
"}",
"::=",
"{",
"f10CpuIngQueueUnicastStatTable",
"1",
"}"
],
"syntax_tree": [
[
"row",
"F10CpuIngQueueUnicastStatEntry"
],
null,
[
"MaxAccessPart",
"not-accessible"
],
[
"Status",
"current"
],
[
"DESCRIPTION",
"An entry in the CPU Ingress Queue Unicast Statistics Table. The CPU Ingress Queue Unicast Statistics Table is indexed by the source linecard/portpipe, cpu port and Queue ID."
],
null,
null,
[
"INDEX",
[
[
0,
"f10CpuIngUnicastSrcCard"
],
[
0,
"f10CpuIngUnicastSrcPortPipe"
],
[
0,
"f10CpuIngUnicastDestCpu"
],
[
0,
"f10CpuIngUnicastQueueId"
]
]
],
null
]
}